Show simple item record

dc.contributor.authorRipon, Shamim
dc.contributor.authorHossain, Sk. Jahir
dc.contributor.authorBhuiyan, Touhid
dc.date.accessioned2018-09-06T04:27:41Z
dc.date.available2018-09-06T04:27:41Z
dc.date.issued2013-10-01
dc.identifier.urihttp://hdl.handle.net/20.500.11948/3079
dc.description.abstractModelling software product line (SPL) features plays a crucial role to a successful development of SPL. Feature diagram is one of the widely used notations to model SPL variants. However, there is a lack of precisely defined formal notations for representing and verifying such models. This paper presents an approach that we adopt to model SPL variants by using UML and subsequently verify them by using firstorder logic. UML provides an overall modelling view of the system. First-order logic provides a precise and rigorous interpretation of the feature diagrams. We model variants and their dependencies by using propositional connectives and build logical expressions. These expressions are then validated by the Alloy verification tool. The analysis and verification process is illustrated by using Computer Aided Dispatch (CAD) system. Full text Link: 10.5121/ijsea.2013.4505en_US
dc.language.isoenen_US
dc.publisherArchive.orgen_US
dc.subjectSoftware Product Lineen_US
dc.subjectFirst order logicen_US
dc.subjectAlloyen_US
dc.subjectvariant managementen_US
dc.titleManaging and Analysing Software Product Line Requirementsen_US
dc.typeArticleen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record